Holooly Plus Logo
Holooly Plus Logo

Question 3.5: Determine α and β for the transistor of Example 3.1 if leaka......

Determine α and β for the transistor of Example 3.1  if leakage currents (flow due to holes) are negligible and the described charge flow is constant.

Step-by-Step
The 'Blue Check Mark' means that this solution was answered by an expert.
Learn more on how do we answer questions.
Report Answer

If we assume I_{CBO} = I_{CEO} = 0, then

α = \frac{i_C}{i_E} = \frac{i_E  –  i_B}{i_E} = \frac{1.602  –  0.016}{1.602} = 0.99

and        β = \frac{i_C}{i_B} = \frac{i_E  –  i_B}{i_B} = \frac{1.602  –  0.016}{0.016} = 99.125

Related Answered Questions

Question: 3.SP.15

Find the value of the emitter resistor RE that, when added to the Si transistor circuit of Fig. 3-17, would bias for operation about VCEQ = 5 V. Let ICEO = 0, β = 80, RF = 220 kΩ, RC = 2 kΩ, and VCC = 12 V. ...

Verified Answer:

Application of KVL around the transistor terminals...
Question: 3.SP.14

For the amplifier of Fig. 3-17, CC = 100 μF, RF = 180 kΩ, RL = 2 kΩ, RS = 100 kΩ, VCC = 12 V, and vS = 4 sin(20 × 10³πt) V. The transistor is described by the default npn model of Example 3.2. Use SPICE methods to (a) determine the quiescent values (IBQ, ICQ, VBEQ, VCEQ) and (b) plot the input and ...

Verified Answer:

(a) The netlist code that follows models the circu...
Question: 3.SP.13

The circuit of Fig. 3-17 uses current- (or shunt-) feedback bias. The Si transistor has ICEO ≈ 0, VCEsat ≈ 0, and hFE = 100. If RC = 2 kΩ and VCC = 12 V, size RF for ideal maximum symmetrical swing (that is, location of the quiescent point such that VCEQ = VCC/2). ...

Verified Answer:

Application of KVL to the collector-emitter bias c...
Question: 3.SP.12

Collector characteristics for the Ge transistor of Fig. 3-15 are given in Fig. 3-16. If VEE = 2 V, VCC = 12 V, and RC = 2 kΩ, size RE so that VCEQ = -6.4 V. ...

Verified Answer:

We construct, on Fig. 3-16, a dc load line having ...
Question: 3.SP.10

The Si transistor of Fig. 3-14 is biased for constant base current. If β = 80, VCEQ = 8 V, RC = 3 kΩ, and VCC = 15 V, find (a) ICQ and (b) the required value of RB. (c) Find RB if the transistor is a Ge device. ...

Verified Answer:

(a) By KVL around the collector-emitter circuit, [...
Question: 3.8

The signal source switch of Fig. 3-9(a) is closed, and the transistor base current becomes iB = IBQ + ib = 40 + 20 sin ωt μA  The collector characteristics of the transistor are those displayed in Fig. 3-9(b). If VCC = 12 V and Rdc = 1 kΩ, graphically determine (a) ICQ and VCEQ, (b) ic and vce, and ...

Verified Answer:

(a)   The dc load line has ordinate intercept [lat...
Question: 3.7

For the transistor circuit of Fig. 3-8(a), R1 = 1 kΩ, R2 = 20 kΩ, RC = 3 kΩ, RE = 10 Ω, and VCC = 15 V. If the transistor is the generic npn transistor of Example 3.3, use SPICE methods to determine the quiescent values IBQ, VBEQ, ICQ, and VCEQ. ...

Verified Answer:

The netlist code below models the circuit. EX3_...
Question: 3.SP.28

In the circuit of Fig. 3-8(a), RC = 300 Ω, RE = 200 Ω, R1 = 2 kΩ, R2 = 15 kΩ, VCC = 15 V, and β =  110 for the Si transistor. Assume that ICQ ≈ IEQ and VCEsat ≈ 0. Find the maximum symmetrical swing in collector current (a) if an ac base current is injected, and (b) if VCC is changed to 10 V but ...

Verified Answer:

(a)  From (3.5) and (3.7), I_{CQ} ≈ I_{EQ} ...
Question: 3.SP.27

In the circuit of Fig. 3-10(a), the transistor is a Si device, RE = 200 Ω, R2 = 10R1 = 10 kΩ, RL = RC = 2 kΩ, β = 100, and VCC = 15 V. Assume that CC and CE are very large, that VCEsat ≈ 0, and that iC = 0 at cutoff. Find (a) ICQ, (b) VCEQ, (c) the slope of the ac load line, (d) the slope of the dc ...

Verified Answer:

(a)   Equations (3.5) and (3.7), give I_{CQ...
Question: 3.SP.21

The Si Darlington transistor pair of Fig. 3-21 has negligible leakage current, and β1 = β2 = 60. Let R1 = R2 = 1 MΩ, RE = 500 Ω, and VCC = 12 V. Find (a) IEQ2, (b) VCEQ2, and (c) ICQ1. ...

Verified Answer:

(a)   A Thévenin equivalent for the circuit to the...