Question 30.3: Repeat Ex. 30.2 if a 200 ps skew is experienced by the lower......

CMOS Circuit Design, Layout, and Simulation [1366182]

Repeat Ex. 30.2 if a 200 ps skew is experienced by the lower nine bits in the digital inputs with relation to the MSB.

Step-by-Step

The 'Blue Check Mark' means that this solution was answered by an expert.
Learn more on how do we answer questions.

The simulation results are shown in Fig. 30.17. When comparing this result to Fig. 30.16, the magnitude of the glitch in relation to the much smaller final step in the output voltage should be obvious. The small 200 ps skew in the digital inputs causes a code of 00 0000 0000 to be applied to the DAC for 200 ps. For this very short period of time the output begins to discharge from 500 mV down to ground. Note in this figure and in Fig. 30.16 the load capacitance was reduced to 0.1 pF to decrease the settling time.

30.17

30.16

Related Answered Questions

Question: 30.2

Suppose that the 2R MSB resistor in the DAC described in Ex. 30.1 experiences a 0.5% mismatch. Estimate the resulting DAC’s INL and DNL. Use SPICE to verify your answer. ...

Verified Answer:

The 0.5% mismatch (ΔR/R or 1 σ [standard deviation...

Question: 30.6

Suppose perfect switches are available for the circuit of Fig. 30.26. Estimate the residual offset voltage in terms of the op-amp’s gain, AG, from the auxiliary port to the op-amp output. ...

Verified Answer:

If the offset voltage before reduction is

V...

Question: 30.1

Suppose a 10-bit, voltage-mode DAC with the topology seen in Fig. 30.14 is implemented where R = 10k and CL = 10 pF. Estimate the maximum clocking frequency that can be used to clock the register supplying the input words to the DAC. Verify your answer using SPICE. ...

Verified Answer:

For complete settling the DAC must be 10-bit accur...

Question: 30.8

Simulate the operation of the S/Hs shown in both Figs. 30.31 and 30.34. Assume the S/H is clocked at 100 MHz, νin+ is a sinewave that swings from ground to VDD, and νin- is connected to VCM(the input signal is single-ended and covers the entire supply range). Show how the op-amp’s input common-mode ...

Verified Answer:

Figure 30.35 shows the simulation results for the ...

Question: 30.23

Simulate the operation of the circuit shown in Fig. 30.69. This schematic is Fig. 30.66 redrawn with a 50 mV op-amp offset. ...

Verified Answer:

The simulation results are shown in Fig. 30.70. Fi...

Question: 30.21

Simulate the operation of the circuit shown in Fig. 30.66. Show the input and output signals as the difference between the two differential input signals. Assume the common-mode voltage coming out of the op-amp is precisely 500 mV. ...

Verified Answer:

The simulation results are shown in Fig. 30.67. No...

Question: 30.19

Simulate the operation of the circuit shown in Fig. 30.59 (a cascade of Figs. 30.55 and 30.56). Comment on the ideal outputs and the simulation results. ...

Verified Answer:

This circuit shows the same mismatched capacitors ...

Question: 30.7

Simulate the operation of the data converter S/H building block shown in Fig. 30.30. Assume CI = CF = 1 pF and fs = 100 MHz. ...

Verified Answer:

The simulation results are shown in Fig. 30.33. In...

Question: 30.24

Repeat Ex. 30.23 using the topology shown in Fig. 30.71. ...

Verified Answer:

The simulation results are shown in Fig. 30.72. Th...

Question: 30.22

Repeat Ex. 30.21 if the common-mode voltage coming out of the op-amp sees an offset of 50 mV, i.e., it is 550 mV. ...

Verified Answer:

The differential input and output signals with thi...