Question 8.24: CMOS Inverter Draw the equivalent circuit of the CMOS invert...
CMOS Inverter
Draw the equivalent circuit of the CMOS inverter when V_{in} is low and when it is high. Assume V_{DD} = 5 V. What is V_{\text{out}} for both occasions?
The equivalent circuit is shown in Figure 8.75. When V_{in} is low, NMOS turns OFF, and PMOS turns ON. Applying a KVL loop leads to the conclusion that V_{\text{out}} is high. When V_{in} is high, NMOS is ON and PMOS is OFF. In this case, V_{\text{out}} is low.
Related Answered Questions
Question: 8.18
Verified Answer:
DC analysis
The DC equivalent circuits are shown i...
Question: 8.34
Verified Answer:
First, given the voltage source, v_S(t)[/la...
Question: 8.33
Verified Answer:
Go to “Place Part” (see Figure 2.63) and type “Qbr...
Question: 8.32
Verified Answer:
The PSpice model editor is required to set up a Ze...
Question: 8.31
Verified Answer:
The voltage source is v_i(t) = 5 si...
Question: 8.30
Verified Answer:
The voltage source is given: V(t)=12V .
a. R = 1 k...
Question: 8.29
Verified Answer:
The input voltage is amplified using two amplifier...
Question: 8.27
Verified Answer:
At node “b”:
V_b = V_i (8.56)
T...
Question: 8.26
Verified Answer:
Following the given procedure, first calculate [la...
Question: 8.25
Verified Answer:
It is clear that when both A and B are low (0), th...