Holooly Plus Logo

Question 10.SG.Q.31: The gate-source overlap capacitance is approximately (a) 0.7......

Common Data for Questions 30 and 31: In the three-dimensional view of a silicon N channel MOS transistor shown in the figure, δ = 20 nm. The transistor is of width 1 mm. The depletion width formed at every P—N junction is 10 nm. The relative permittivities of Si and SiO_2, respectively, are 11.7 and 3.9, and \varepsilon_0=8.9 \times 10^{-12}  F / m.

The gate-source overlap capacitance is approximately

(a) 0.7 fF           (b) 0.7 pF

(c) 0.35 fF        (d) 0.24 pF

1079457-10.23
Step-by-Step
The 'Blue Check Mark' means that this solution was answered by an expert.
Learn more on how do we answer questions.

Gate-source capacitance

C_{ g }=\frac{\varepsilon_1 A_1}{d_1}=\frac{\varepsilon_0 \varepsilon_{r 1} A_1}{d_1}

\varepsilon_{ T 1}=3.9 as between gate and source there is SiO _2

A_1=1  \mu m \times \delta=1 \times 10^{-6} \times 20 \times 10^{-9}=2 \times 10^{-14} m ^2 d_1=1  nm =10^{-9}  m

Therefore,

C_{ g }=\frac{8.9 \times 10^{-12} \times 3.9 \times 2 \times 10^{-14}}{10^{-9}}=0.7   pF

Ans. (a)

Related Answered Questions

Question: 13.PE.NAQ.3

Verified Answer:

We know that h_{ fb }=-\frac{h_{ fe }}{1+h_...
Question: 10.SG.Q.30

Verified Answer:

Source-body junction capacitance C_{ j }=\f...
Question: 10.SG.Q.27

Verified Answer:

The depletion width of the channel on one side is ...
Question: 10.SG.Q.26

Verified Answer:

Given that the channel resistance R_o[/late...