Holooly Plus Logo
Holooly Plus Logo

Question 10.7: A single cell of an SRAM uses 20 MΩ load resistors. If the c...

A single cell of an SRAM uses 20 MΩ load resistors. If the chip operates at 5 V and contains 64 Kbits then what is its power consumption? Assume that the voltage across an MOS transistor when on is 0 V.

The Blue Check Mark means that this solution has been answered and checked by an expert. This guarantees that the final answer is accurate.
Learn more on how we answer questions.

When one of the inverter outputs is low then current flows through the load resistor from V_{dd}  to  V_{ss}. The power consumed for one cell is thus

V_{dd}^{2}/20×10^{6}=1.25μW

Hence for a 64Kbit SRAM the total power consumed is 80 mW. Notice that if the power supply is reduced to 2 V then the total power consumed reduces to 12.8 mW. If CMOS is used this static power consumption is reduced but with the added disadvantage of a lower packing density due to more transistors per bit.

Related Answered Questions

Consider the DRAM cell shown in Fig. 10.17. The capacitance of the column line (Cc) is twenty times that of the storage capacitor (Cs) and the voltage across each capacitor is Vc and Vs respectively. If a read signal is applied then what will be the change in voltage on the column line?

Verified Answer:
Before a read occurs the charges on the two capaci...

How often must a DRAM cell be refreshed .if Cs=0.01 pF, the leakage current of the off transistor is 10 pA and the voltage across the capacitor is 2 V for a logic’ 1′ and 0 V for a logic ‘0’.

Verified Answer:
When C_{s} is fully charged then 2 ...

A 1 Mbit flash memory, organised as 128 K by 8 bits, has a byte write time of 10μs, a flash erase time of 10ms and a verify time of 6 μs. Calculate the total length of time for a complete memory write and then a complete erase.

Verified Answer:
To write a byte of data takes 10μs but each byte s...

How many pins would an E^2PROM chip have if it has a capacity of 256 Kbit organised as 32 Kbits by 8 bit?

Verified Answer:
This chip has 32 Kbytes of storage space. To addre...

A PROM of size 4Mbit, organised as 0.5 Mbit by 8 bit, is to be programmed using the CE pulse technique described above. If the CE minimum low pulse width is 100μs then what is the maximum programming time to program all bits? Assume that all other timing parameters can be neglected.

Verified Answer:
A total of 0.5 Mbytes require to be programmed. Si...

How much current is required to charge the floating gate of a 1 μm EPROM cell to 5 V from 0 V over a write time of 50 μs? Assume that the capacitance of the floating gate is 8×10^-4 pF/μm^2.

Verified Answer:
The total capacitance of the floating gate is [lat...

Assume that the memory array shown in Fig. 10.3 are two rows of a larger array of size 64 by 4 bits. What would the row address be to access these two rows if they are the last two rows in the array?

Verified Answer:
This chip would have 64 rows with each row four bi...

For the mask programmable ROM layout shown in Fig. 10.3 determine the data appearing on the column lines when both rows 1 and 2 are accessed.

Verified Answer:
To access a row the row decoder output (not shown)...