Holooly Plus Logo
Holooly Plus Logo

Question 7.15: Figure 7-21 shows a common situation in which a counter is u...

Figure 7-21 shows a common situation in which a counter is used to generate a control waveform, which could be used to control devices such as a motor, solenoid valve, or heater.

The Blue Check Mark means that this solution has been answered and checked by an expert. This guarantees that the final answer is accurate.
Learn more on how we answer questions.

The MOD-16 counter cycles and recycles through its counting sequence. Each time it goes to the count of 8 (1000), the upper NAND gate will produce a LOW output, which sets flip-flop X to the 1 state. Flip-flop X stays HIGH until the counter reaches the count of 14 (1110), at which time the lower NAND gate decodes it and produces a LOW output to clear X to the 0 state. Thus, the X output is HIGH between the counts of 8 and 14 for each cycle of the counter.

Related Answered Questions

Show how to connect the 74ALS174 so that it operates as a serial shift register with data shifting on each PGT of CP as follows: Serial input Q5 Q4 Q3 Q2 Q1 Q0. In other words, serial data will enter at D5 and will output at Q0.

Verified Answer:
Looking at Figure 7-67(a), we can see that to conn...

Refer to Figure 7-17, where a 74HC190 has the input signals given in the timing diagram applied. The parallel data inputs are permanently connected as 0111. Assume the counter is initially in the 0000 state, and determine the counter output waveforms.

Verified Answer:
Initially (at t_{0}), the counter’s...

How many AND gates are required to decode completely all of the states of a MOD-32 binary counter? What are the inputs to the gate that decodes for the count of 21?

Verified Answer:
A MOD-32 counter has 32 possible states. One AND g...

How would you connect two 74ALS174s to operate as a 12-bit shift register?

Verified Answer:
Connect a second 74ALS174 IC as a shift register, ...

Figure 7-79(a) shows a 74ALS161 wired as a MOD-12 counter, but it produces the count sequence given in Figure 7-79(b). Determine the cause of the incorrect circuit behavior.

Verified Answer:
Outputs QB and QA seem to be operating correctly b...

Examine the 74HC165 function table and determine (a) the conditions necessary to load the register with parallel data; (b) the conditions necessary for the shifting operation.

Verified Answer:
(a) The first entry in the table shows that the [l...

Determine the output signal at Q7 if we connect a 74HC165 with DS = 0 and CP INH = 0 and then apply the input waveforms given in Figure 7-72. P0-P7 represent the parallel data on P0 P1 P2 P3 P4 P5 P6 P7.

Verified Answer:
We have drawn the timing diagram for all eight FFs...

Refer to Figure 7-14, where a 74HC163 has the input signals given in the timing diagram applied. The parallel data inputs are permanently connected as 1100. Assume the counter is initially in the 0000 state, and determine the counter output waveforms.

Verified Answer:
Initially (at t_{0}), the counter’s...

Refer to Figure 7-15, where a 74HC160 has the input signals given in the timing diagram applied. The parallel data inputs are permanently connected as 0111. Assume the counter is initially in the 0000 state, and determine the counter output waveforms.

Verified Answer:
Initially (at t_{0}) the counter’s ...

In Example 7-3, a MOD-60 counter was needed to divide the 60-Hz line frequency down to 1 Hz. Construct an appropriate MOD-60 counter.

Verified Answer:
2^{5} = 32 and 2^{6} = 64[/l...