We have an eight-line to three-line priority encoder circuit with D0,D1,D2,D3,D4,D5,D6 and D7 as the data input lines. the output bits are A (MSB), B and C (LSB). Higher-order data bits have been assigned a higher priority, with D7 having the highest priority. If the data inputs and outputs are active when LOW, determine the logic status of output bits for the following logic status of data inputs:
(a) All inputs are in logic ‘0’ state.
(b) D_{1} to D_{4} are in logic ‘1’ state and D_{5} to D_{1} are in logic ‘0’ state.
(c) D_{1} is in logic ‘0’ state. The logic status of the other inputs is not known.