Estimate the resistance of the layout in Fig. 2.33 assuming a sheet resistance of 800 Ω/□ for the non-salicided polysilicon and 20 Ω per contact.

Question

Estimate the resistance of the layout in Fig. 2.33 assuming a sheet resistance of 800 [latex] \Omega / \square[/latex] for the non-salicided polysilicon and 20 Ω per contact.

Accepted Answer

Each finger in the layout comprises a strip of non-salicided polysilicon $10 \square$ long, hence having a resistance of $10 \square \times 800 \Omega / \square=8 \mathrm{k} \Omega$ . Each finger also includes two parallel contacts at either end accounting for an additional $2 \times(20 \Omega / 2)=20 \Omega$ series resistance. Each resistor comprises 4 fingers in series, and therefore has a total resistance of approximately

$4 \times(8 \mathrm{k} \Omega+20 \Omega) \cong 32 \mathrm{k} \Omega$

[latex] 4 imes(8 \mathrm{k} \Omega+20 \Omega) \cong 32 \mathrm{k} \Omega[/latex]

Question 2.7: Estimate the resistance of the layout in Fig. 2.33 assuming ......

Related Answered Questions

Show a layout that might be used to match two capacitors of size 4 and 2.314 units, where a unit-sized capacitor is 10 μm × 10 μm. ...

Verified Answer:

If a differential pair is to be biased with Ibias=200 μA, how large must the devices be sized to ensure the input offset is less than 1 mV 99.8% of the time? Assume that AVt0 = 4 mV ⋅ μm and AK’ = 0.01 μm. ...

Verified Answer:

Assuming a current mirror is to be biased with Veff =0.4V, how large must the devices be in order to ensure the current mismatch has a standard deviation better than 1%? Assume that AVt0 = 4 mV ⋅ μm and AK’ = 0.01 μm. ...

Verified Answer:

Consider a NMOS transistor biased with VGS = 0.65 V and with the device parameters listed for the 0.18-μm CMOS process in Table 1.5. How much does the drain current change with a 100 mV increase in Vtn, 5% decrease in Cox, and 10% decrease in μn? ...

Verified Answer:

Consider the transistor shown in Fig. 2.18, where the total width of the four parallel transistors is 80λ, its length is 2λ, and λ = 0.2 μm. Assuming node 2 is the source, node 1 is the drain, and the device is in the active region, find the source-bulk and drain-bulk capacitances given the ...

Verified Answer:

Assuming λ = 0.2 μm, find the area and perimeters of junctions J1, J2, and J3 for the circuit in Fig. 2.16. ...

Verified Answer: