Holooly Plus Logo

Question 7.2: Construct the MOD-10 counter with 74LS93...

Construct the MOD-10 counter with 74LS93

Step-by-Step
The 'Blue Check Mark' means that this solution was answered by an expert.
Learn more on how do we answer questions.

Using the gated reset inputs, { R}_{0(\mathrm{1})},{ R}_{0(\mathrm{2})}. , partially decode count 1010. The first step is to construct aMOD- 16 counter by connecting Q_{0} output to the  {CP_{B}} input. Then the next step is to determine the connection of reset input. For the MOD-10 counter, the counter counts up from 0000 to 1001, so when it goes to 1001, the next state should be 0000 to make the counter recycle back, as shown in Table 7.1.4. Normally, the next state after 1001 is 1010; it can be observed that Q_{0}  and {Q}_{3} are both HIGH. Since {Q}_{3} and Q_{1} are both HIGH when it counts 1010, the counter can recycle by connecting {Q}_{3} , Q_{1} with { R}_{0(\mathrm{1})},{ R}_{0(\mathrm{2})}. , respectively, as shown in Figure 7.1.9. Notice that an extra state is needed for the asynchronous clear, and the counter must go into the 1010 state for several nanoseconds before recycling.

Table 7.1.4: State sequence table.
CP {Q}_{3} {Q}_{2} {Q}_{1} {Q}_{0}
0(Initially) 0 0 0 0
1 0 0 0 1
2 0 0 1 0
3 0 0 1 1
4 0 1 0 0
5 0 1 0 1
6 0 1 1 0
7 0 1 1 1
8 1 0 0 0
9 1 0 0 1
10(recycle) 0 0 0 0
7.1.9.f

Related Answered Questions

Question: 7.5

Verified Answer:

Step 1 Design a counter with the modulus which is ...
Question: 7.4

Verified Answer:

Both 74LS161 and 74LS163 are four-bit binary MSI u...
Question: 7.3

Verified Answer:

The first step to design a counter is to create a ...
Question: 7.1

Verified Answer:

To design a MOD-12 asynchronous counter, four J–K ...